

STUDY OF OP-AMP

An operational amplifier or op-amp is a linear integrated circuit that has a very high voltage gain, high input impedance and low output impedance. Op-amp is basically a differential amplifier whose basic function is to amplify the difference between two input signals.

Op-amp has five basic terminals, that is, two input terminals, one o/p terminal and two power supply terminals. Pin2 is called the inverting input terminal and it gives opposite polarity at the output if a signal is applied to it. It produces a phase shift of 180° between input and output. Pin3 is called the non-inverting terminal that amplifies the input signal without inversion, i.e., there is no phase shift or i/p is in phase with o/p. The op-amp usually amplifies the difference between the voltages applied to its two input terminals. Two further terminals pins 7 and 4 are provided for the connection of positive and negative power supply voltages respectively. Terminals 1 and 5 are used for dc offset. The pin 8 ofEn marked NC indicates 'No Connection'.





The block diagram of op-amp shows two difference amplifiers, a buffer for less loading, a level translator for adjusting operating point to original level and o/p stage. An ideal op-amp should have the following characteristics:

1. Infinite bandwidth

Infinite input resistance

- 3. Infinite open loop gain
- 4. Zero output resistance
- 5. Zero offset.

Op-amps have two operating configurations; open loop and closed loop. In open loop configuration, it can operate as a switch but gain is uncontrolled. In closed loop configuration, gain can controlled by feed back resistance Rf and input resistance Rin.

EX.No:

DESIGN AND TESTING OF INVERTING, NON-INVERTING AND **DIFFERENTIAL AMPLIFIERS**

Aim:

To design Inverting, Non-inverting and differential amplifiers using op-amp and test its performance.

Apparatus required:


S.No	Components	Range	Quantity
1.	Op-amp	IC 741	1
2.	Dual trace supply	(0-30) V	1
3.	Function Generator	(0-1) MHz	1
4.	Resistors		<u>1</u> <u>1</u> 1
5.	Capacitors		
6	CRO	(0-30) MHz	1
ng am :	<u>plifier</u> : [Closed Loop C	0 -	Coffin
	$V_{in} = -R_f / R_{in};$ $A_{CL} = 20$	A	1000
=;	$> - R_{\rm f} / R_{\rm in} = -20$	Ċ)
w Ass	ume $R_f = 22k\Omega; =>$	$R_{in} = 1.1 k\Omega \approx 1 k\Omega$	

 \Rightarrow R_{in} = 1.1k $\Omega \approx$ 1k Ω


a) Inverting amplifier: [Closed Loop Configuration]

Design:

Circuit Diagram:



Model Graph:




b) Non inverting amplifier: [Closed Loop Configuration]


Design:

 $A_{CL} = V_o \ / \ V_{in} = 1 + R_f \ / \ R_{in;}$ Assume $A_{CL} = 10$; $\Rightarrow 10 = 1 + R_f / R_{in}$ Assume $R_f = 10k\Omega$; \Rightarrow R_{in} = 1.1k $\Omega \approx$ 1k Ω

Circuit Diagram



b) Differential Amplifier: [Closed Loop Configuration]



Result:

eerines salem Thus Inverting, Non-inverting and Differential amplifier using op-amp was designed and ege of th tested.

EX.No:

DESIGN AND TESTING OF INTEGRATOR AND DIFFERENTIATOR Aim:

To design Integrator and Differentiator using op-amp and test its performance.

Apparatus required:

S.No	Components	Range	Quantity
1.	Op-amp	IC 741	1
2.	Dual trace supply	(0-30) V	1
3.	Function Generator	(0-1) MHz	1
4.	Resistors 🚩		
5.	Capacitors		
6	CRO	(0-30) MHz	1

a) Differentiator:

Design:


Step1: Select f_a equal to the highest frequency of the input signal to be differentiated. Then Cassuming a value of $C_1 < 1\mu F$. Calculate the value of R_f .

Step2: Choose $f_b = 20 f_a$ and calculate the values of R_1 and C_f so that $R_1C_1 = R_f C_f$.


 $f_a =$ ____KHz ; $f_b =$ ___KHz ; $C_1 = 0.1 \mu f$; $R_{COMP} = R_f$; $R_L = 10K\Omega$


$$f_a = 1/ [2\pi R_f C_1]; R_f = 1/2\pi C_1 f_a; f_b = 1/ [2\pi R_1 C_1]; R_1 = 1/2\pi C_1 f_b; R_1 C_1 = R_f C_f; C_f = R_1 C_1 / R_f C_f; C_f = R_1 C_1$$

Circuit Diagram



Model Graph:






b) Integrator:

Design:

Generally the value of the f_a and in turn R_1C_f and $R_f C_f$ values should be selected such that $f_a < f_b$. From the frequency response we can observe that f_a is the frequency at which the gain is 0 db and f_b is the frequency at which the gain is limited. Maximum input signal frequency = 1 KHz. Condition is time period of the input signal is larger than or equal to $R_f C_f$ (i.e.) $T \ge R_1 C_f$



Result:


Engineering, salern d tes Thus Integrator and Differentiator using op-amp was designed and tested. igne college ahendra

EX.No:

DESIGN AND TESTING OF INSTRUMENTATION AMPLIFIER

AIM:

To design and test the operation of Instrumentation Amplifier for various gain values.



APPARATUS REQUIRED :

i. IC 741 – 3 NO. ii. Resistors iii. RPS, DMM

THEORY:

Instrumentation amplifier is an amplifier that realizes high input impedance and very low offset and drift voltage values. This configuration is better than inverting or salem salem non-inverting amplifier because it has minimum non-linearity, stable voltage gain and high CMRR (> 100 dB.). This type of amplifier is used in thermocouples, strain gauges and biomedical probes.

Output voltage

$$V_{o} = \frac{R_{2}}{R_{1}} \left[1 + \frac{2R'}{R} \right] (V_{2} - V_{1})$$

Gain = $\frac{R_{2}}{R_{1}} \left[1 + \frac{2R'}{R} \right]$
on amplifier circuit.

PROCEDURE:

(i) Connect the instrumentation amplifier circuit.

(ii) For various input voltage V1 and V2 measure and record the output voltage and tabulate.

TABULAR COLUMN: $R = R' = 1K\Omega$

S.No.	R2 ohms	R1 ohms	V1 volts	V2 volts	$V_o = \frac{R_2}{R_1} \left[1 + \frac{2R'}{R} \right] (V_2 - $	-V ₁)
	omis	omis	VOID	VOID	theoretical	practical
1.	2.2K	1K	2	1		
2.	2.2K	1K	3	2		
3.	1K	1K	4	2		
4.	1K	1K	2	5		
5.	2K	1K	1	4		

RĚSULT:

Thus the instrumentation amplifier is designed, constructed and tested

Ex. No

Astable and Monostable Multivibrators using op-amp

<u>Aim</u>

To design Astable and monostable Multivibrators & Schimitt Trigger using op-amp and to plot zerine, alem its waveforms.

Apparatus Required:

~		<u> </u>		
	S.No	Component	Range	Quantity
	1.	Op amp	IC 741	1
	2.	DTS	(0-30) V	1
	3.	CRO		1
	4.	Resistor		e China
	5.	Capacitors	-	0-
	6.	Diode	IN4001	2
	7.	Probes	- 01	1
a	able Multi	<u>vibrators:</u>	Mahendra	
R	$+R_2 [\beta = 0]$	$0.5 \& R_1 = 10 K$]	net	
=	= ; R3 =	= 1K; R4 = 10K;	Mar	


Design:

1. Monostable Multivibrators:


 $\beta = R_2/R_1 + R_2 [\beta = 0.5 \& R_1 = 10 K]$ Find $R_2 = ; R3 = 1K; R4 = 10K;$

Let F =____KHz; C = 1 mfd; C4 = 0.1 mfd

Pulse width, T = 0.69RC



Model graph:



shown in circuit diagram.

- 2. A trigger pulse is given through differentiator circuit through pin no.3
- 3. Observe the pulse waveform at pin no.6 using CRO and note down the time period.
- 4. Plot the waveform on the graph.

2. Astable Multivibrators:


Design:

3. Observe the pulse waveform at pin no.6 using CRO and not
4. Plot the waveform on the graph.
2. Astable Multivibrators:
Design:

$$T = 2RC$$

 $R_1 = 1.16 R_2$
Given $f_0 = _____KHz$
Frequency of Oscillation fo = 1 / 2 RC if $R_1 = 1.16R_2$
Let $R_2 = 10 K\Omega$
 $R_1 = 10 * 1.16 = 11.6K\Omega$
Let $C = 0.05 \mu F$
 $R = 1 / 2 fC = 1/(2 * 1 * 10^3 * 0.05 * 10^{-6}) =$

Circuit Diagram



Procedure:

- 1. Make the connections as shown in the circuit diagram
- 2. Keep the CRO channel switch in ground and adjust the horizontal line on the x axis so that it coincides with the central line.
- 3. Select the suitable voltage sensitivity and time base on the CRO.
- 4. Check for the correct polarity of the supply voltage to op-amp and switch on power supply to the circuit.
- Observe the waveform at the output and across the capacitor. Measure the frequency of oscillation and the amplitude. Compare with the designed value.
 - 6. Plot the Waveform on the graph.


3) <u>Schmitt Trigger</u>:

<u>Design</u>

 $V_{CC} = 12 \text{ V}; V_{SAT} = 0.9 \text{ V}_{CC}; \text{ R1} = 47 \text{K}\Omega; \text{ R2} = 120 \Omega$

 $V_{\text{UT}} = + \left[V_{\text{SAT}} \; R_2 \right] / \left[R_1 + R_2 \right] \; \& \; V_{\text{LT}} = - \left[V_{\text{SAT}} \; R_2 \right] / \left[R_1 + R_2 \right] \; \& \; \text{HYSTERSIS} \; [\text{H}] = V_{\text{UT}} \text{ - } V_{\text{LT}}$

Circuit Diagram



Lower threshold voltage = Volts.

Result:

Thus Astable & Monostable Multivibrators and Schimitt trigger were designed using op-amp and the waveforms were plotted

MULTIVIBRATORS USING IC 555

Aim:

To design and test an Astable and Monostable Multivibrators using 555 timer with duty cycles ratio.

Apparatus Required:

				alen
S.No	Component	Range	Quantity	eerine, salen
1.	555 TIMER		1	ect
2.	Resistors	3.3K, 6.8k	1	
3.	Capacitors	0.1 μ F, 0.01μ F	212	
4.	Diode	In4001	0 1	-
5.	CRO		1	-
6.	Power supply	± 15 V	1	
7.	Probe		2	
8.	Bread Board		1	

Astable Multivibrators using 555

Fig shows the 555 timer connected as an Astable Multivibrators. Initially, when the output is high. Capacitor C starts charging towards V_{cc} through R_A and R_B . As soon as capacitor voltage equals 2/3 V_{cc} upper comparator (UC) triggers the flip flop and the output switches low. Now capacitor C starts discharging through R_B and transistor Q_1 .

When the voltage across C equals $1/3 V_{cc}$ lower comparator (LC), output triggers the flip-flop and the output goes high. Then the cycle repeats.

The capacitor is periodically charged and discharged between $2/3 V_{cc}$ and $1/3 V_{cc}$ respectively. The time during which the capacitor charges form $1/3 V_{cc}$ to $2/3 V_{cc}$ is equal to the time the output is high and is given by

$$T_{c} = 0.69(R_{A}+R_{B})C$$
 (1)

Where R_A and R_B are in Ohms and C is in farads. Similarly the time during which the capacitor discharges from 2/3 V_{cc} to 1/3 V_{cc} is equal to the time the output is low and is given by

$$T_{d} = 0.69 R_B C$$
 (2)

The total period of the output waveform is

$$\Gamma = T_{c} + T_{d} = 0.69 (R_{A} + 2R_{B}) C$$
 (3)

13

The frequency of oscillation

 $f_o = 1 / T = 1.45 / (R_A + 2R_B)C$ (4)

Eqn (4) shows that fo is independent of supply voltage Vcc

The duty cycle is the ratio of the time t_d during which the output is low to the total time period T. This definition is applicable to 555 Astable Multivibrators only; conventionally the duty cycle ratio is defined as the ratio as the time during which the output is high to the total time period.

 $= t_d T \times 100$ \therefore Duty cycle

$$R_B + R_A + 2R_B \times 100 \tag{5}$$

To obtain 50% duty cycle a diode should be connected across R_B and R_A must be a combination of a fixed resistor and a potentiometer. So that the potentiometer can be adjusted for the exact square waves **DESIGN:**

_KHz with a duty cycle ratio of Design an Astable Multivibrators for a frequency of _____


$$D = 50 \% fo = 1/T = 1.45 / (R_A + 2R_B)C$$

Choosing C = 1 μ F; R_A = 560

$$D = R_B / R_A + 2R_B = 0.5 [50\%]$$


$$R_B =$$

Pin diagram:



on

Circuit Diagram



- 1. Rig-up the circuit of 555 Astable Multivibrators as shown in fig with the designed value of components.
- 2. Connect the CRO probes to pin 3 and 2 to display the output signal and the voltage across the timing capacitor. Set suitable voltage sensitively and time-base on the CRO.
- 3. Switch on the power supply to CRO and the circuit.

- 4. Observe the waveforms on the CRO and draw to scale on a graph sheet. Measure the voltage levels at which the capacitor starts charging and discharging, output high and low timings and frequency.
- Switch off the power supply. Connect a diode across R_B as shown in dashed lines in fig to make the Astable with 50 % duty cycle ratio. Switch on the power supply. Observe the output waveform. Draw to scale on a graph sheet.

Monostable Multivibrators using 555

Monostable Multivibrators has one stable state and other is a quasi stable state. The circuit is useful for generating single output pulse at adjustable time duration in response to a triggering signal. The width of the output pulse depends only on external components, resistor and a capacitor.

The stable state is the output low and quasi stable state is the output high. In the stable state transistor Q1 is 'on' and capacitor C is shorted out to ground. However upon application of a negative trigger pulse to pin2, Q1 is turned 'off' which releases the short circuit across the external capacitor C and drives the output high. The capacitor C now starts charging up towards V_{cc} through R_A . However when the voltage across C equal 2/3 V_{cc} the upper comparator output switches form low to high which in turn drives the output to its low state via the output of the flip flop. At the same time the output of the flip flop turns Q1 'on' and hence C rapidly discharges through the transistor. The output remains low until a trigger is again applied. Then the cycle repeats.


The pulse width of the trigger input must be smaller than the expected pulse width of the output. The trigger pulse must be of negative going signal with amplitude larger than 1/3 Vcc. The width of the output pulse is given by,

$T = 1.1 R_A C$

Design:

Given a pulse width of duration of 100 μ s Let C = 0.01 mfd; F = _____KHz Here, T= 1.1 R_AC So, R_A = Salem

Circuit Diagram:



Procedure:

Rig-up the circuit of 555 monostable Multivibrators as shown in fig with the designed value of components.

- 2. Connect the trigger input to pin 2 of 555 timer form the function generator.
- 3. Connect the CRO probes to pin 3 and 2 to display the output signal and the voltage across the timing capacitor. Set suitable voltage sensitively and time-base on the CRO.
- 4. Switch on the power supply to CRO and the circuit.

5. Observe the waveforms on the CRO and draw to scale on a graph sheet. Measure the voltage levels at which the capacitor starts charging and discharging, output high and low timings along with trigger pulse.

Result:

Thus the Astable Multivibrators and Monostable Multivibrators using 555 timer is designed eetine, salem and tested.

EX.No:

FREQUENCY RESPONSE OF 2nd ORDER LPF & HPF

Aim:-

To design and test the frequency response of a second order LPF and HPF.

Components Required:-

S.No	Components	Range	Quantity	
1.	Op-amp	IC 741	1	
2.	Resistors	N		
3.	Capacitor	0.01µf	2	
4.	CRO		1	
5.	Power Supply	± 15V	1	
6.	Probe		2	
7.	Bread Board		1	

Theory:-

LPF:-

A LPF allows only low frequency signals up to a certain break-point f_H to pass through, while suppressing high frequency components. The range of frequency from 0 to higher cut off frequency f_H is called pass band and the range of frequencies beyond f_H is called stop band.


The following steps are used for the design of active LPF.

- 1. The value of high cut off frequency f_H is chosen.
- 2. The value of capacitor C is selected such that its value is $\leq 1 \mu F$.
- 3. By knowing the values of f_H and C, the value of R can be calculated using $f_H = \frac{1}{2\pi RC}$
- 4. Finally the values of R_1 and R_f are selected depending on the designed pass band gain by


using
$$A = 1 + \left(\frac{R_f}{R_1}\right)$$

Circuit Diagram:-

Second Order LPF:




S.No	Frequency (Hz)	O/p voltage(v)	Gain=Vo/Vin	Gain=20log(Vo/Vin)
	00			
1	N .			
	7			
Ş				



Theory:-

The high pass filter is the complement of the low pass filter. Thus the high pass filter can be obtained by interchanging R and C in the circuit of low pass configuration. A high pass filter allows only frequencies above a certain bread point to pass through and at terminates the low frequency components. The range of frequencies beyond its lower cut off frequency f_L is called stop band.



Design:-

$$f_{L} = 2\mathbf{K}HZ$$

$$C = 0.01\mu F$$

$$Gain, Av = 2$$

$$f_{L} = \frac{1}{2\pi\sqrt{R_{2}R_{3}C_{2}C_{3}}}$$

$$Let R_{2} = R_{3} = R$$

$$C_{2} = C_{3} = C$$


$$R_{2} = R_{3} = \frac{1}{2\pi fLC}$$

$$R_{2} = R_{3} = 7.95k\Omega$$

$$A = 1 + \frac{R_{f}}{R_{1}} = 2$$

$$\therefore R_{f} = R_{1} = 10k\Omega(given)$$

$$Vin = 1V$$



Procedure:-

LPF:-

- 1. Connections are given as per the circuit diagram.
- 2. Input signal is connected to the circuit from the signal generator.
- 3. The input and output signals of the filter channels 1 and 2 of the CRO are connected.
- 4. Suitable voltage sensitivity and time-base on CRO is selected.
- 5. The correct polarity is checked.
- 6. The above steps are repeated for second order filter.

HPF

- 1. Connections are given as per the circuit diagram.
- 2. Input signal is connected to the circuit from the signal generator.
- 3. The input and output signals of the filter channels 1 and 2 of the CRO are connected.
- 4. Suitable voltage sensitivity and time-base on CRO is selected.
- 5. The correct polarity is checked.
- 6. The above steps are repeated for second order filter.

Result:-

Thus the second order Low pass filter and High pass filter were designed using Op-amp and its cut off frequency was determined.

EX.No:

FREQENCY RESPONSE OF 2nd ORDER BSF & BPF

Aim:-

To design and test the frequency response of a second order LPF and HPF.

Components Required:-

S.No	Components	Range	Quantity
1.	Op-amp	IC 741	3
2.	Resistors		
3.	Capacitor	0.01µf, 0.05µf	2
4.	CRO		1
5.	Power Supply	± 15V	1
6.	Probe		2
7	Bread Board		1

Theory:-

BSF:-

BSF is the logical inverse of band pass filter which does not allows a specified range of frequencies to pass through. It has two pass bands in the range of frequencies between 0 to f_L and beyond f_H . The band between f_L and f_H is called stop band. BSF is also called Band Reject Filter (BRF) or Band Elimination Filter (BEF).

BPF:-


The BPF is the combination of high and low pass filters and this allows a specified range of frequencies to pass through. It has two stop bands in range of frequencies between 0 to f_L and beyond

 $f_H.$ The band b/w f_L and f_H is called pass band. Hence its bandwidth is $(f_L\text{-}f_H)$. This filter has a maximum gain at the resonant frequency $(f_{r)}$ which is defined as

$$f_r = \sqrt{f_H f_L}$$

The figure of merit (or) quality factor Q is given by

$$Q = \frac{f_r}{f_H - f_L} = \frac{f_r}{BW}$$



$$R^{1} = \frac{1}{2\pi f_{H}c^{1}}$$

$$R^{1} = \frac{1}{2\pi (200)(0.05 \times 10^{-6})}$$

$$R^{1} = 15.9K\Omega$$

$$C^{1} = 0.05\mu f$$

High Pass Section:-

$$R^{1} = 15.9K\Omega$$

$$C^{1} = 0.05\mu f$$
High Pass Section:
$$f_{L} = 1KHZ$$


$$C = 0.01\mu f$$

$$R = \frac{1}{2\pi f_{L}C}$$

$$= \frac{1}{2\pi (1 \times 10^{3}) (0.01 \times 10^{-6})}$$

$$R = 15.9K\Omega$$
Gain, Av=2 for each section
$$R = R = R^{1} = R^{1} = 10K\Omega$$

Model graph:-




Tabulation:-

BPF			Vin=50mv	
S.No	Frequency (Hz)	Vo(volts)	Gain=20log(Vo/Vin)	
				10 ¹
				501
				den T
				rine
				COX
				o ill
				ENE
			20)
			100	
			COL	
			die	
			noli	
			Nor	
		A ROY		
		APIEC		
	~	APIEC		
	at	ARIE		
	mars	APIE		
	Wenuger 1	APIE		
	athennars	APIE		
	hpathkumar J	ARTE		
Sar	hetheuner	APIE		
Sal	apatheumary	APIE		
Şar	hPathkumars	APIE		Etholine Salen

Circuit Diagram:-

BSF



Tabulation:-

BSF

			Vin=50mv
S.No	Frequency (Hz)	Vo(volts)	Gain=20log(Vo/Vin)

Procedure: BSF,BPF:-

- ,etines salem eee of tine 1. The input signal is connected to the circuit from the signal generator.
- 2. The input and output signals are connected to the filter.
- 3. The suitable voltage is selected.
- 4. The correct polarity is checked.
- 5. The steps are repeated.

Result:-

Thus the frequency response of second order BPF and BSF filter was designed and tested.

EXP.NO.:

OSCILLATORS USING OPERATIONAL AMPLIFIER

Aim:

Ś

To design the following sine wave oscillators

- a) Wein Bridge Oscillator with the frequency of 1 KHz.
- b) RC Phase shift oscillator with the frequency of 200 Hz.

Components Required:

	S.No	Components	Range	Quantity
	1	Op-amp	IC 741	1
	2.	Dual trace supply	(0-30) V	1
	3.	Function Generator	(0-2) MHz	1
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	4.	Resistors		
2	5.	Capacitors		
	6	CRO	(0-30) MHz	1
	7	Probes		

#### **Equations Related to the Experiments:**

a) Wein Bridge Oscillator

Closed loop gain  $A_v = (1+R_f/R_1) = 3$ Frequency of Oscillation  $f_a = 1/(2\pi RC)$ 

b) RC Phase shift Oscillator:

Gain  $A_v = [R_f/R_1] = 29$ Frequency of oscillation  $f_a = 1\sqrt{6} * 2 * \pi * RC$ 


# 1) Wein Bridge Oscillator:

#### **Design:**

Gain required for sustained oscillation is  $A_v = 1/\beta = 3$ 


(PASS BAND GAIN) (i.e.) 
$$1+R_f/R_1 = 3$$

 $\therefore R_{\rm f} = 2R_1$ 




Given 
$$f_o = 1$$
 KHz  
Let  $C = 0.05 \mu F$   
 $\therefore R = 1/2 \pi f_o C$   
 $R = 3.2 \text{ K}\Omega$   
Let  $R1 = 10 \text{ K}\Omega$ 

**Model Graph:** 



#### **Procedure:**

1. Connect the components as shown in the circuit 5.1 Circuit 5.1:



- 2. Switch on the power supply and CRO.
- 3. Note down the output voltage at CRO.
- 4. Plot the output waveform on the graph.
- 5. Redesign the circuit to generate the sine wave of frequency 2KHz.
- 6. Compare the output with the theoretical value of oscillation.

#### **Observation:**

Peak to peak amplitude of the output = Volts. Frequency of oscillation Hz. =

#### 2) RC Phase Shift Oscillators: **Design:**

Frequency of oscillation fo =  $1/(\sqrt{6*2*\Pi*RC})$ 

Av = [Rf/R1] = 29

 $R_1 = 10 R$ 


 $R_{f} = 29 R_{1}$ 

Given fo = 200 Hz.

Let  $C = 0.1 \mu F$ 


$$R = 1 / (\sqrt{6} * 2 \pi * \text{ fo } * C)$$
  
= 1 / (\sqrt{6} * 2 * \pi * 200 * 0.1 * 10^{-6})  
= K\O

Salern othese of three internations To prevent the loading of amplifier by RC network,  $R1 \ge 10R$ 



#### **Procedure:**

- 1. Connect the circuits as shown in the circuit 5.2
- 2. Switch on the power supply. Circuit 5.2:



- 4. Plot the output waveforms on the graph.
- 5. Redesign the circuit to generate the sine wave of 1 KHz.
- 6. Plot the output waveform on the graph.
- 7. Compare the practical value of the frequency with the theoretical value.

#### **Observation:**

Peak to peak amplitude of the sine wave =

Volts

Frequency of Oscillation (obtained)

Hz

#### **Result:**

Thus wien bridge oscillator and RC Phase shift oscillator was designed using op-amp and tested.

#### EXP.NO.:

#### **VOLTAGE REGULATION USING IC LM723**

#### AIM :

Ċ

To design a high current, low voltage and high voltage linear variable dc regulated power supply and test its line and load regulation.


#### **COMPONENTS REQUIRED :**

nai


S.NO	COMPONENTS	SPECIFICATION	QUANTITY
1.	Transistors	TIP122,2N3055	1 each
2.	Integrated Circuit	LM723	1
3.	Digital Ammeter	(0-10)A	1

4.	Digital Voltmeter	(0-20)V	1
5.	Variable Power Supply	( 0 – 30 ) V-2A	1
6.	Resistors	300Ω,430Ω,1ΚΩ,678ΚΩ,678Ω	1 each
		1Ω	2
7.	Capacitors	0.1µF,100pF	1 each
9.	Rheostat	(0-350)Ω	1

#### **CIRCUIT DIAGRAM : Low Voltage Regulator**



 $Rsc = V_{sense} \ / \ I_{limit} = 0.5 \ / 1A = 0.5 \Omega$  ,  $Rsc = \ 0.5 \Omega$ 



#### **CIRCUIT DIAGRAM : High Voltage Regulator :**

Tabulation of the Measurements :

#### **LOW VOLTAGE REGULATOR :**

#### Line Regulation :

S.No.	Load Resistance R _{L1} =		Load Resistance R _{L2} =		Load Resistance $R_{L3} =$	
	InputOutputVoltageVoltageVin(Volts)VL(Volts)		Input	Output	Input	Output
			Voltage	Voltage	Voltage	Voltage
			Vin(Volts)	V _L (Volts)	Vin(Volts)	V _L (Volts)

#### Load Regulation :

S.No.	Input Voltage V _{in1} =		Input Vo	Input Voltage V _{in2} =		Input Voltage V _{in3} =			
	Output	Output Output		Output Output		Output			
	Current	Voltage	Current	Voltage	Current	Voltage			
	$I_L(A)$	V _L (Volts)	$I_L(A)$	V _L (Volts)	$I_L(A)$	V _L (Volts)			
							an		
Saleth Saleth									
HIGH VOLTAGE REGULATOR :									
Line Regulation :									
S.No.	Load Resist	tance R _{L1} =	Load Resist	tance $R_{L2} =$	Load Resistance R _{L3} =				
	Input	Output	Input	Output	Input	Output			
	Voltage	Voltage	Voltage	Voltage	Voltage	Voltage			

#### **HIGH VOLTAGE REGULATOR :**

#### Line Regulation :

S.No.	Load Resistance R _{L1} =		Load Resistance R _{L2} =		Load Resistance $R_{L3} =$		
	Input Output		Input	Output	Input	Output	
	Voltage Voltage		Voltage	Voltage	Voltage	Voltage	
	Vin(Volts)	V _L (Volts)	Vin(Volts)	V _L (Volts)	Vin(Volts)	V _L (Volts)	
				colt			
Load R	Load Regulation :						


## Load Regulation :

S.No.	Input Voltage V _{in1} =		Input Voltage V _{in2} =		Input Voltage V _{in3} =				
	Output	Output	Output	Output	Output	Output			
	Current	Voltage	Current	Voltage	Current	Voltage			
	$I_L(A)$	V _L (Volts)	$I_L(A)$	V _L (Volts)	$I_L(A)$	V _L (Volts)			
		S							
Calculation of % Voltage Regulation :									
% Voltage Regulation = ( $V_{dc}$ (NL) - $V_{dc}$ (FL)) / $V_{dc}$ (FL)									
V _{dc} (	NL) = $D.C.$	output voltage	on no load						
V _{dc} (	FL) = D.C. o	output voltage	on full load	l					
Sampate									


#### Model Graph :

#### Line Regulation :

#### Input Voltage Vs Output Voltage :



# Load Regulation : Output Current Vs Output Voltage



#### **PROCEDURE :**

## LOW VOLTAGE REGULATOR :

#### Line Regulation :

- 1. Give the circuit connection as per the circuit diagram shown in Fig 1.1.
- 2. Set the load Resistance to give load current of 0.25A.
- 3. Vary the input voltage from 7V to 18V and note down the corresponding output voltages.
- 4. Similarly set the load current ( $I_L$ ) to 0.5A & 0.9A and make two more sets of measurements.

#### Load Regulation :

- 1. Set the input voltage to 10V.
- 2. Vary the load resistance in equal steps from  $350\Omega$  to  $5\Omega$  and note down the corresponding output voltage and load current.

3.Similarly set the input voltage (Vin) to 14V & 18V and make two more sets of measurements.

## Lab Report :

1.Plot the line regulation by taking Input Voltage (Vin) along X-axis and Output Voltage ( $V_L$ ) along Y-axis for various load currents.

2.Plot the load regulation by taking load current  $(I_L)$  along X-axis and Output Voltage  $(V_L)$  along Y-axis for various input voltages.

Calculate its % Voltage Regulation using the formula.

#### **HIGH VOLTAGE REGULATOR :**

#### Line Regulation :

1. Give the circuit connection as per the circuit diagram shown in Fig 1.2.

2.Set the load Resistance to give load current  $I_L$  of 0.25A.

3.Vary the input voltage from 7V to 18V and note down the corresponding output voltages.

4.Similarly set the load current ( $I_L$ ) to 0.5A & 0.9A and make two more sets of measurements.

#### Load Regulation :

1. Set the input voltage to 10V.

2. Vary the load resistance in equal steps from  $350\Omega$  to  $15\Omega$  and note down the corresponding output voltage and load current.

3.Similarly set the input voltage (Vin) to 14V & 18V and make two more sets of measurements.

#### Lab Report :

1.Plot the line regulation by taking Input Voltage (Vin) along X-axis and Output Voltage along Y-axis for various load currents.

2.Plot the load regulation by taking load current (I_L) along X-axis and Output Voltage (V_L) along ofEngit

Y-axis for various input voltages.

3.Calculate its % Voltage Regulation using the formula.

#### **Result :**

Thus the line and load regulation of a high current, low voltage and high voltage linear variable dc regulated power supply was designed and tested.

S.No	Low Voltage Regulator	High Voltage Regulator
% Voltage Regulation	NOT	

# **VOLTAGE REGULATION USING IC 317**

#### AIM:

To design, construct and test voltage regulator using IC 317.

#### **APPARATUS REQUIRED:**

i. IC 317 ii. Resistors, capacitors iii. RPS

# **THEORY:**

One of the most popular variable voltage regulators is the IC 317 regulator. The LM 317 is an adjustable three terminal positive voltage regulator. They are capable of supplying output current of 0.1A to 1.5A, over a range of 1.2V to 37V.

The basic circuit connection is as shown in the diagram. The LM 317 needs two resistors R1, R2 for setting the output voltage. Usually the input capacitor is of disc type and the output is of electrolytic type to improve the transient response. The unregulated input is applied at Vi, which is normally 2V


more than the required output voltage.

When the circuit is connected as shown the value of Vref = 1.25V, between the output and the adjustable terminals. This voltage is dropped across R1, driving a current I1= Vref/R1. So the net current flowing through R2 is I1+IADJ. But as IADJ is very small, VO=Vref(1+R2/R1) where the reference voltage is 1.25V

#### **DESIGN:**

ting, salem Let capacitors C1=0.1uF and C2=1uF. If resistor R1=240 ohms and if R2=1000 ohms; Then regulated output=1.25*(1+R2/R1)=6.46 volts If a variable resistor is used in the place of R2, we can get can adjustable output voltage.

#### **CIRCUIT DIAGRAM:**



#### **PROCEDURE:**

- i. Give the circuit connections as per the circuit diagram.
- ii. By varying the input voltage observe the output voltage.
- iii. Now change the resistor values to get a different Vo.
- iv. Once again by varying the supply observe the output.
- v. Draw the regulation curve.

#### **RESULT:**

Thus the voltage regulator using LM 317 is designed, constructed and tested.

# AIM:

#### FREQUENCY MULTIPLIER USING PLL IC

To study the operation of NE 565 PLL as a frequency multiplier.

#### **APPARATUS REQUIRED:**

i. RPS ii. Resistors, Capacitors iii. IC NE565, IC 7490

# iv. Transistor 2N3391v. Breadboard, connecting wires.

#### **THEORY:**

Figure shows the block diagram of a frequency multiplier using the 565 PLL. The frequency counter is inserted between the VCO and the phase comparator. Since the output of the divider is locked to the input frequency fin, the VCO is actually running at a multiple of the input frequency.

The desired amount of multiplication can be obtained by selecting a proper divide by N network, where N is an integer. For example, to obtain the output frequency four =5 fin, a divide by N = 5 network is needed. The 4 bit binary counter (7490) is configured as a divide by 5 circuit. The transistor Q is used as a driver stage to increase the driving capability of the NE 565. C3 is used to eliminate possible oscillation. C2 should be large enough to stabilize the VCO frequency.

Engi

#### **PROCEDURE:**


1. Connect the circuit as shown in figure.

2. Adjust the signal generator so that Vi =1V p-p square wave at 500Hz

3. The free running frequency four of VCO is varied by adjusting R1 and C1

and the output frequency is determined and it should be 5 times the input frequency.

4. Determine the output frequency for different input frequency of 1KHz and 1.5 KHz.



t _{low} (ms)		t _{high} (ms)		Frequency (Hz)		
theoretical	Practical	theoretical	practical	theoretical	practical	

#### **RESULT:**

served